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Abstract
As the number of bus masters increases in chip, the performance of a system largely depends
on the arbitration scheme. The throughput of the system is affected by the arbiter circuit
which controls the grant for various requestors. An arbitration scheme is usually chosen
based on the application. A memory arbiter decides which CPU will get access for each
cycle. A packet switch uses an arbiter to decide which input packet will be scheduled to
the output. This paper introduces a Round-robin arbitration with adjustable weight of
resource access time. The Round-robin arbiter mechanism is useful when no starvation
of grants is allowed. The arbiter quantizes time shares each requestor is allowed to have.
A minimal fairness is guaranteed by granting requestors in Round-robin manner. The
requestors can prioritize their time shares by the weight. For example, if requestor A has
a weight of two and requestor B has a weight of four, arbiter will allocate requestor B with
time slice two times longer than that of requestor A’s. The verification of the design is
carried out using SystemVerilog. The inputs of the arbiter are randomized, outputs are
predicted in a software model and verification coverage is collected. The work in this paper
includes design and verification of a weighted Round-robin arbiter.
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Chapter 1
Introduction
Scheduling algorithms are required when multiple requestors require access to a shared
resource. In a System on Chip (SoC), multiple devices in the chip are needed to work
together. As a result, an SoC may have multiple bus masters. A fast and powerful arbiter
becomes important to service all the bus masters. Another example of arbitration system
application is network switches. In a network switch, packets from multiple input ports
need to go through a single output port[4, 5]. As the number of parallel processes increases,
accessing a shared resource becomes the bottleneck in performance[6]. One of the goals
of a scheduler is to maximize throughput. The throughput of a system can be maximized
by minimizing wait time for each request. The advantages of utilizing arbiters include
access fairness for the requestors to the resources, utilization without wasting cycles, re-
usability, arbitration speed, power and resource overhead[7, 8]. Different types of Round-
robin arbiters such as baseline arbiters, time speculative arbiters, acyclic arbiters, parallel
prefix arbiters, priority based arbiters, etc... are used in various applications[9].
In the case of multiple bus masters, all masters require access to a shared resource
at the same or similar level of priority. A Round-robin arbitration mechanism fits the
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application of fairness without starving the requestors. A Round-robin arbiter allocates
fixed time slices for the masters for each Round-robin turn. This time slice limitation
allows the predictability of worst-case time when the grant will get granted[10].
In this paper, a Round-robin arbiter is designed using weight decoder, next grant pre-
calculate logic and granting logic. The weight of each granted requestor is decoded using a
weight decoder logic. Based on the current grant, the next possible grant is precalculated in
Round-robin mechanism. Finally, the granting logic checks for requests and precalculated
next grant mask to select a single grant.
Weight decoder, next grant precalculator and grant state-machine are designed to be
configurable. The number of requestors and the bit width of the weight can be set before
synthesis. The request inputs and grant outputs are in one-hot format. The weights
requested by requestors are concatenated in a weight bus. The weight decoder logic dictates
the grant logic how long each grant is needed for each request. The next grant calculator
algorithm enforces the grant logic to be in Round-robin order. The calculator acts like a
record book to keep track of current grant and next possible grants. Every clock cycle, the
grant logic state-machine services appropriate grant by checking the weight, current grant,
requests and precalculated next grant.
1.1 Organization
This paper is organized as follows:
• Chapter 2 discusses different arbitration algorithms.
• Chapter 3 discusses the design and implementation of weighted Round-robin arbiter.
• Chapter 4 discusses the design and implementation of SystemVerilog verification.
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• Chapter 5 discusses the test results and statistics of 8 port arbiter.
• Chapter 6 is the conclusion and possible future work.
Chapter 2
Background Research
Arbiters play an important role when multiple requests are sent to access a single resource.
In a network switching router, the packets received on input ports are sent out to the
respective output ports. The arbiter acts a middle man to direct which input gets to send
its packet to the designated output. The arbitration speed of the arbiter has a large factor
in determining the speed of switching performance. Of the many metrics to benchmark




• Last Served Lowest Priority (LSLP)
Weak Fairness means a request may have to wait indefinitely until it gets served. There
may be higher priority requestors holding on to the grant. Section 2.1 discusses a Fixed
Priority Arbiter that demonstrates the weak fairness metric. The Lottery Arbiter discussed
in Section 2.2 updates the weight of the lottery ticket as it arbitrates. The weight of the
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ticket increases the chances of winning the grant. This algorithm has the property of
Weighted Fairness. The Matrix Arbiter in Section 2.3 has the property of LSLP. The last
served requestor will have the lowest priority in the arbiter.
2.1 Fixed Priority Arbitration
Fixed priority arbiter is the simplest form of arbiter. It is also known as per-emptive arbiter
due to the nature of its scheduling algorithm. Each master is given a priority from high to
low. As shown in Eqn 2.1, master i− 1 has higher priority than master i[7, 9]. For master
i to get the grant, all the masters higher priority than master i must not be requesting to
the arbiter.
granti = req0 · req1 · req2 · · · reqi−1 · reqi (2.1)
For example, if there are 3 masters, master 0 is given priority 0, master 1 priority 1 and
master 2 priority 2. Grant is given to the master that has the highest priority. If master
0 and master 1 request at the same time, master 0 will get the grant since it has higher
priority. As a result, a higher priority master can starve other masters by monopolizing
the bus. However, due to the simplicity of the design, fixed priority arbiters are very useful
in applications where high priority tasks need immediate servicing and low priority tasks
can wait indefinitely to get grant.
2.2 Lottery Arbiter
Lottery arbitration scheduling is based on the weighted probabilistic distributions. The
algorithm utilizes a lottery manager to mange the drawing of grants. As in Figure 2.1,
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lottery manger gives a numbered ticket/request to each master. The weight of the ticket
number is increased each time a specific master requests.
Figure 2.1: Lottery Manager [1]
Assuming a non-empty set of weights {w1, w2, ..., wn}, the probability of winning a





The manager draws the highest numbered ticket as a winner. The ticket count of the
granted master is reset on winning the lottery. The reset makes the current winner less
likely to be chosen on the next draw. In case of a tie, the manager may choose any master.
If there is only one master requesting, the manger will choose the trivial solution. As a
result of this pseudo-randomization, the masters get a fair share of bus time dictated by
the weight of the lottery ticket.
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2.3 Matrix Arbiter
Matrix arbiters are designed to enforce last served master to have the lowest priority on
the shared resources. It keeps track of the priority in a square matrix form. The rows and
columns of the matrix represents the requestors. The ith row can be linked to requestor i
and jthcolumn requestor j. Figure 2.2 shows the 4 requestors mapping in a 4 by 4 matrix.
Figure 2.2: Priority Matrix[2]
The rule of the matrix arbiter is if there is a 1 in ith row and jth column, requestor i
has priority over requestor j. As in Figure 2.3, if requestor 2 sends a request, the grant
will be issued to requestor 2. The elements in row 2 are set to zero. It forces requestor 2
to have the lowest priority. At the same time the elements in column 2 are set to 1. It
makes other requestors beat requestor 2 in the next iteration. Matrix arbiters are useful
when the number of inputs are small. If the number of requests increases, the structure of
the arbiter increases leading to larger area overhead[11].
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Figure 2.3: Matrix Transition
Chapter 3
Weighted Round-Robin Arbiter
Round-robin arbitration has multiple flavors to fit the desired application. In some applica-
tions two-pick Round-robin arbiters are used instead of one pick arbiters[12]. However, the
final goal, starvation prevention and statistical fairness, is the same[13]. The algorithms
introduced in Chapter 2 give the grant to the master that has the higher priority. It means
a master has the ability to monopolize the bus for a long time. This causes bus starvation
to the masters with lower priorities. Weighted Round-robin arbiter design is based on the
algorithm that the scheduling of grants must go on in a Round-robin manner. This work
is based on a two-step approach. The arbiter monitors the requests and give them grants
in the next clock. In best case condition, the request at time ti will get serviced at time
ti+1[14]. This scheduling algorithm makes sure each master gets its share of time slice in
a fair amount of time. A good analogy would be if there are 4 masters in x cycle arbiter,
each master will get a quantized time slice of x/4 cycles. However, in some applications,
one bus master may require more bus time than others. Figure 3.1 shows top level view of
Round-robin arbiter in a network packet switching system.
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Figure 3.1: Packet Switching Architecture
This paper introduces another configurable variable called weight. The weight of each
master can be defined as the grant time slice that the master can configure in the arbiter.
If all the masters have the same amount of weight, each master will get an equal time
share of the pie. If master A requests 20 cycles and master B requests 10 cycles, master
A will get grant 2 times longer than master B. One disadvantage of letting the masters to
configure the weight is a master may configure a very large weight. To reduce this large
weight monopoly, another global configurable maximum allowed weight is added. A master
may request a very large weight value, but the arbiter will only grant up to the maximum
allowed weight if there are other masters waiting.
3.1 Weight Decoder
Weight decoder decodes one-hot grant to decode the correct weight of the granted master.
As shown in Figure 3.2, the weight of the masters are concatenated to form a weight bus.
As in Eqn 3.1, the width of the bus can be calculated by the width of a single weight and
the total number of masters in the arbiter.
3.1 Weight Decoder 11
Figure 3.2: Weight Bus Size
busWidth = weightWidth ∗ numOfMasters (3.1)
Weight decoder takes current grant as an one-hot input. The input grant is decoded
to produce an index for correct bit slice positions of the weight bus. Figure 3.3 shows
the flowchart to produce the correct index. For example, if the grant is b′0010, the index
output is 1. Index of 1 stands for the master no. 1. The weight of master 1 is decoded as
an output. If the grant is b′0100, index output is 2. The weight of master 2 is decoded as
an output.
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Figure 3.3: One-hot Index Flowchart
3.2 Next Grant Precalculator
Next Grant PReCalculator(NGPRC) calculates the next possible grants mask based on
current grant. By precalculating the next possible grants, NGPRC dictates the Round-
robin arbitration of the arbiter. As in Figure 3.4, if all 4 masters in the arbiter are
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requesting and current grant is master 1, next possible grant is restricted to be in the order
of master 2, master 3 and master 0. The arbiter cannot skip master 2 to grant master 3.
It would violate Round-robin scheme and it is not allowed. By giving next possible grant
priority to the Grant State-machine, it forces the grant to be in strict Round-robin order.
Figure 3.4: Next Grant PreCalculator
Figure 3.5 shows the calculation steps NGPRC takes to compute the next possible grant
priority. For example, if current grant is b′0010, rotate left gives b′0100. After inversion,
the bits become b′1011. After increment by 1, the next possible grant becomes b′1100. It
means the leftmost 2 bits are in line in priority.
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Figure 3.5: NGPRC Calculation Steps
3.3 Grant State Machine
Grant state machine is the logic to calculate which master gets the grant and for how long
based on the weight. The grant logic is based on the requests and next grant priority
mask created by NGPRC. Figure 3.6 shows the state flow diagram of grant state machine.
“Grant Process” state masks requests using precalculated mask to grant the next requesting
master. After the grant is decided, it moves to “Get Weight” state to fetch the weight of
the grant from Weight Decoder. After that, it moves to “Count” state to count the clock
cycles until local counter reaches the desired weight.
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Figure 3.6: Grant State Machine
Chapter 4
SystemVerilog Verification Design
As the sizes and complexity of electronic design increases, faster integration of design and
verification of complex systems become mandatory[15]. The beginning of a new feature
starts with architectural exploration and ends with functional verification. The studies
find that the verification of a design occupies the most amount of time in a project life-
cycle[16]. The time required to verify a design from the end of a design life-cycle can
be defined as a verification gap. As engineers reuse Intellectual Property (IP) cores, de-
sign engineers can produce complex features in short time. However, these new features
are still needed to be verified. As a result, the verification gap increases as the product
cycle rotates between debugging and verification. To reduce the gap, design engineers
and verification engineers have to come to an agreement of having a universal verification
process[17]. SystemVerilog language is introduced as a common language to design verifi-
cation environment as a Universal Verification Methodology (UVM). A unified verification
methodology is important because about 70% of the design cycle time is used to develop
verification environment[18]. The re-usability of the verification environment shortens the
verification gap. A general verification includes multiple layers that can be re-used with
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minimal change to the design[19]. As in Figure 4.1:
• Test Layer : Different test cases with constraint random and/or direct stimulus.
• Scenario Layer : Generates random stimulus based on the test cases.
• Functional Layer : This layer predicts possible Device Under Test (DUT) outputs
(golden test vectors) based on the random inputs using a reference mode[20]. It may
also contain a scoreboard to keep track of the results.
• Command Layer : Command layer is a pin-level layer. On the input side, it receives
stimulus from functional layer and drives the DUT. DUT output is also monitored
to be compared with golden test vectors.
SystemVerilog is used to verify the proposed Round-robin arbiter. SystemVerilog verifica-
tion can be designed in an object oriented way to allow classes, inheritance, class routine
sharing (polymorphism). It has the ability to randomize inputs and set constraints on the
randomness. Assertions are used to check for undesired behavior. The functional con-
verge sampling bins can be obtained through the defined coverage points. Mailboxes and
event triggers can be used to control synchronization between the modules. One of the
main advantages of developing SystemVerilog environment is it allows engineers to reuse
the classes and modules for a different project. The proposed SystemVerilog environment
contains requestor, generator, agent, driver, monitor, checker and scoreboard. Figure 4.1
shows the top level view of proposed SystemVerilog test environment.
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Figure 4.1: SystemVerilog Environment
4.1 Requestor
Requestor class is designed to behave like a master that would request access to the shared
resource from the arbiter. Requestor class contains two members, request and weight. The
members are of the type “rand”. It allows the calling class to be able to randomize to
provide random stimuli to the DUT. Having random test cases is important because the
verification engineers might not be able to consider many combinations of test cases for
complex systems. However, randomization can produce test cases not applicable to DUT.
Adding constraints to the random variable makes the random stimuli applicable to the
target DUT verification. Verification engineers spend most of the time on iterating runs
by adding constraints and various random seeds. To achieve full coverage, some direct test
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cases may be required to fully close the loop. Figure 4.2 shows the functional coverage
loop.
Figure 4.2: Function Coverage Loop [3]
4.2 Generator
Generator is a part of Scenario Layer. The purpose of the generator is to create different
test stimuli based on scenarios. For example, the verification of a TV remote have many test
scenarios. One of the test scenarios could be pressing mute button. A different test scenario
could be changing channels or adjust volumes. In case of Round-robin arbiter, random
requests/non-request could be simulated with different weights. The requestor class is
instantiated in generator. The generator class generates different requests by randomizing
the requestor class. Generator module can be used to generate different random stimuli
according to the different test case scenarios.
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4.3 Agent
Agent is located in functional level. As in Figure 4.1, agent acts as a mediator between
Scenario Layer and Command Layer. At functional level, agent class is responsible to
receive stimuli and predict output of DUT according to that stimuli. To achieve that,
agent class usually has a functional model of Device Under Test. The input stimuli and
predicted output test vectors can be called “golden” test vectors. Engineers can analyze
the input test vector set to predict the expected output results.
In this verification environment, the agent class instantiates the generator class. The
stimuli generated by the generator are used to convert to golden test vectors by predicting
the expected outcome of the given stimuli. Each randomization contains a bit representing
request or no-request accompanied by the weight. The model checks for the bit and if the
bit is request bit, the weight value is recoded as the number of clock cycles the bit should
be granted. If the bit is no-request the the output is recorded as no request with zero
cycles. The test vectors are passed onto the driver module and expected golden vectors to
checker module.
4.4 Driver
The driver located in Command Layer is closest to hardware. Driver class connects the
input of DUT to the rest of the verification environment. It is responsible to drive signals
synchronously to DUT. It can contains functions such as reset conditions. The test vectors
from agent are driven to DUT by the driver in synchronous with system clock. In this
verification environment, request bits and weights are driven to DUT using DUT system
clock. Because driver controls the input of DUT, Monitor class described in the following
section needs to know when the driver finished driving a particular test vector. The
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synchronization between class modules is done using event triggering. After driver finished
sending a set of test vector to DUT, it raises an event for monitor class to catch. Monitor
class uses this event to know the respective DUT output. By having synchronization,
driver can insure that all the input test vectors are aligned correctly with the expected
golden test vectors.
4.5 Monitor
Similar to driver class, monitor class resides in Command Layer. Monitor class is connected
to the output of DUT to capture data from DUT output ports synchronously. The purpose
of monitor is to record DUT output for each input driven by driver. The recorded data
can be transferred to checker module to check for errors.
In this verification environment, monitor module starts counting once it sees a grant
signal of a request. The number of cycles or the amount of time a request is granted can be
determined by the counter value of the monitor. For example, if a requestor 1 is granted
for 5 clock cycles, monitor will get a count of 5 for requestor 1. In other words, monitor
collects the grants and their respective granted cycles. The collected data is sent to the
check to be matched with the golden test vectors.
4.6 Checker
Like Agent class, Checker class is located in Functional Layer. Checker class is responsible
to match the output of DUT collected by monitor and the golden test vectors predicted by
reference model. In this verification environment, checker class receives grants and grant
time (cycles) from monitor module. It also receives the expected output of golden test
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vectors. For each test data set, checker verifies DUT output against golden test vectors.
It also records the verification statistics in scoreboard.
4.7 Scoreboard
As the name stands, Scoreboard module contains the statistics of current verification.
Checker module calls the “record” member function of scoreboard after each test vector.
The function records which requestor (master) is granted by updating member variables.
Using the recorded data, statistical analysis can be performed.
4.8 Determinism
If a bug were found during the verification process, it is important for the design and
verification engineers to be able to reproduce easily. Knowing the sets of test vectors
caused the failure is crucial for debugging purposes. Therefore, when the requestor module
is instantiated in Generator module, the seed of the requestor’s random variables can be
set. Each “randomize” function call is based on a different seed. If a failure occurs, the
seed of the failure test vectors can be extracted for the design engineers to debug. It
allows verification engineers to reproduce the failing inputs easily without restarting the
whole verification process. This approach of seeding makes the randomization process to
be deterministic every iteration in every run.
Chapter 5
Tests and Results
This section discusses the simulation results of the arbiter, as well as the area and power
overhead of the top level design.
5.1 Simulation
5.1.1 Weight Decoder
Figure 5.1: Weight Decoder
Figure 5.1 shows the simulation of weight decoder. Input dataInBus contains the weights
of the channels preconfigured. Input selOneHot port/grant the input used to decode the
weight of current grant. The decoded weight is outputted to the dataOut port.
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5.1.2 Next Grant PreCalculator
Figure 5.2: Next Grant PreCalculator
Figure 5.2 shows the simulation waveform of Next Grant PreCalculator. Based on the input
request and grant, next grant mask is created to dictate Round-robin order to restrict the
grant order.
5.1.3 Round-Robin Top Level/Grant State Machine
Figure 5.3: Top Level Simulation
The Figure 5.3 shows the simulation top level Round-Robin Arbiter. Grant is serviced
based on the requests and precalculated mask from NGPRC. The grant is given the access
time for the number of weight cycles before servicing the next request.
5.2 SystemVerilog Verification Results
5.2.1 Scoreboard scores
Table 5.1 shows the results of SystemVerilog verification of 20,000 iterations. As seen in
the table, the hit score distribution is fairly uniform since the randomization of test vector
generation is based on uniform probability distribution.
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The arbiter is synthesized using a TSMC 65 nm technology library and Synopsis Design
Compiler using a two step process. The first step, RTL synthesis, performs logic synthesis
and produces what is called a pre-scan netlist. In the second step, test synthesis, Design
For Test (DFT) structures for full scan testing are added to the design and optimized
producing what is called a post-scan netlist. The top level design is targeted at 8 channels
to be able to arbitrate 8 different requestors. Table 5.2 shows the pre-scan and post-scan
area overhead for Weight Decoder, Next Grant PreCalculator and Grant Statemachine.
5.3.2 Power Overhead
Similarly, Table 5.3 shows power overhead for Weight Decoder, Next Grant PreCalculator
and Grant state machine.
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This work discussed the design and verification of Round-Robin Arbitration. As the num-
ber of masters requires access the shared resources increases, a good arbitration system
becomes essential. This work focused on the fairness metric to measure the performance
of an arbiter. However, it is important to not overlook the area overhead and power con-
sumption. A complex system may have good fairness at the trade-off of large overhead.
Therefore, the design preference is based on the application of the arbiter. Round-robin ar-
biter is chosen because of its fairness in granting access. Bus grant time quantization allows
the requestors to be able to predict the maximum amount of time to get grant. However,
in some applications, one requestor might require to have the grant twice as long. This
work introduced the weight or the number of clock cycle that the requestor can configure
during synthesis. This makes the fairness adjustable (more fair or less fair). At the same
time, increasing or decreasing the weights allows the time quantization adjustable.
SystemVerilog is used as a verification environment for the design. By having a verifi-
cation environment, engineers can have a higher confidence on the release of the product.
Code maintenance is easier for each time the design changes due to bugs or feature intro-
6.1 Future Work 29
duction as the verification can filter out issues before reaching to the customers. This work
discussed that design process from the aspect of customer requirements and applications.
To summarize, although fairness is used as a performance measurement, fairness is
only good when a particular application requires it. This Round-Robin Arbiter design
is customized to be more fair or less fair. The design trade-off between fairness and/or
overhead remains at the process of the intended design application.
6.1 Future Work
Since the arbiter are application specific, for future work, this implementation of Round-
robin arbiter can be modified to suit the intended usage. One of the applications of
Round-robin arbiter is system-on-chip shared memory. In this application, two independent
Round-robin arbiters are used, one for address and one for data. For read access, the two
arbiters can operate independently[21]. However, for write back operations, both the data
and address needs to go together[22]. It might be beneficial to implement a modified
version that is aware of the condition when address or data arbiter needs to freeze in order
to write back.
Another applications is communication arbiter for Network-On-Chip (NOC), where
communication between IP cores are usually non-uniform or hot-spot in traffic[22, 23].
The arbiter in this work only allow a fixed time slice preconfigured. It would be beneficial
to implement logic to detect the load of the inputs and adjust priority dynamically. By
adjusting priority or grant time based on the traffic would make sure that busy master/re-
questor traffic is well balanced and not starved.
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Listing I.1: Weight Decoder Module
// MUX module
// This module s e l e c t s one o f the inpu t s accord ing to the input s e l e c t
s i g n a l
// Combinational Logic
// Input : selOneHot − s i g n a l ONE HOT STYLE
// : daataInBus − input data bus f o r a l l channe l s concat from
ch0 to
// chN




parameter WIDTH = 32 , // width o f each channel
parameter CHANNELS = 8 // number o f channe l s
)
(















selOneHot , // one hot s e l e c t input
dataInBus , // input bus
dataOut // output data
) ;
input
r e s e t , // system r e s e t
c l k ; // system c l o c k
input
scan_in0 , // t e s t scan mode data input
scan_in1 , // t e s t scan mode data input
scan_in2 , // t e s t scan mode data input
scan_in3 , // t e s t scan mode data input
scan_in4 , // t e s t scan mode data input
scan_enable , // t e s t scan mode enab l e
test_mode ; // t e s t mode
output
scan_out0 , // t e s t scan mode data output
scan_out1 , // t e s t scan mode data output
scan_out2 , // t e s t scan mode data output
scan_out3 , // t e s t scan mode data output
scan_out4 ; // t e s t scan mode data output
input [ (CHANNELS−1) : 0 ] selOneHot ; // one hot s e l e c t input
input [ (CHANNELS∗WIDTH)−1 : 0 ] dataInBus ; // input data bus
output reg
[ (WIDTH−1) : 0 ] dataOut ; // output data a f t e r s e l e c t
// reg [ (CHANNELS∗WIDTH)−1 : 0 ] tempData ;
// genera te v a r i a b l e
genvar gv ;
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//−−− COMBINATIONAL SECTION −−−//
// temporary array to ho ld input channe l s
wire [ (WIDTH−1) : 0 ] inputArray [ 0 : (CHANNELS−1) ] ;
generate
// genera te s ta tement to a s s i gn input channe l s to temp array
f o r ( gv = 0 ; gv < CHANNELS; gv = gv+1) begin : arrayAssignments




// func t i on to conver t one hot to decimal
f unc t i on i n t e g e r decimal ;
input [CHANNELS−1 : 0 ] oneHotInput ;
i n t e g e r i ;
f o r ( i = 0 ; i<CHANNELS; i = i +1)
i f ( oneHotInput [ i ] )
decimal = i ;
endfunct ion
// s e l e c t the output accord ing to input oneHot
always@∗
begin
dataOut = inputArray [ decimal ( selOneHot ) ] ;
end // end always
endmodule // MUX
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Listing I.2: Weight Decoder Test Module
module t e s t ;
localparam WIDTH = 32 ;
localparam CHANNELS = 8 ;
// c l o c k per iod
localparam CLOCK_PERIOD = 20 ; //20ns (50Mhz)
wire scan_out0 , scan_out1 , scan_out2 , scan_out3 , scan_out4 ;
reg c lk , r e s e t ;
reg scan_in0 , scan_in1 , scan_in2 , scan_in3 , scan_in4 , scan_enable ,
test_mode ;
// inpu t s
reg [ (CHANNELS−1) : 0 ] test_selOneHot ;
reg [ (CHANNELS∗WIDTH)−1 : 0 ] test_dataInBus ;
// output
wire [ (WIDTH−1) : 0 ] test_dataOut ;
// f l ow con t r o l f l a g s
i n t e g e r testDoneFlag = 0 ;
i n t e g e r i = 1 ;
i n t e g e r j = 0 ;
i n t e g e r k = 0 ;
i n t e g e r waveCounter = 1 ;
// temp reg / v a r i a b l e s
reg [ (WIDTH−1) : 0 ] tempDataIn ;
reg [ (WIDTH−1) : 0 ] dataArray [ (CHANNELS−1) : 0 ] ; // array to check
output
MUX top (
. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
. scan_in4 ( scan_in4 ) ,
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. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
. selOneHot ( test_selOneHot ) ,
. dataInBus ( test_dataInBus ) ,
. dataOut ( test_dataOut )
) ;
i n i t i a l
begin
$timeformat (−9 ,2 , " ns " , 16) ;
` i f d e f SDFSCAN
$sdf_annotate ( " sd f /ADDC_tsmc18_scan . sd f " , t e s t . top ) ;
` end i f
c l k = 1 'b0 ;
r e s e t = 1 'b0 ;
scan_in0 = 1 'b0 ;
scan_in1 = 1 'b0 ;
scan_in2 = 1 'b0 ;
scan_in3 = 1 'b0 ;
scan_in4 = 1 'b0 ;
scan_enable = 1 'b0 ;
test_mode = 1 'b0 ;
// i n i t i a l i z e input to 1
test_selOneHot = 1 ;
// s e t the very f i r s t we igh t to 2 ( channel 0)
test_dataInBus = 2 ;
tempDataIn = 2 ;
dataArray [ 0 ] = 2 ;
// input we igh t data bus genera t ion
f o r ( j = 1 ; j < CHANNELS; j = j+1)
begin
// manipulate t e s t data f o r each channel ( increment by 2 in
t h i s case )
tempDataIn = tempDataIn + 2 ;
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// s e t we igh t data bus by s h i f t i n g and b i t w i s e or
test_dataInBus = test_dataInBus | ( tempDataIn << WIDTH∗ j ) ;
// save data to output checker array as w e l l
dataArray [ j ] = tempDataIn ;
end
whi l e ( ! testDoneFlag )
begin
@( posedge c l k )
begin
// as s i gn i to s e l input as t e s t v e c t o r
test_selOneHot = i ;
// i=1 w i l l be s h i f t e d by 1 from b i t 0 to b i t (WIDTH−1)
i = i << 1 ;
// r e s e t i f we ove r f l ow
i f ( test_selOneHot == 0)




// check output in p a r a l l e l on nega t i v e edge
always @( negedge c l k )
begin
f o r ( k = 0 ; k < CHANNELS; k = k+1)
begin
// make sure input i s v a l i d ( one hot )
i f ( test_selOneHot == 1 << k)
// check i f DUT output matches expec ted output
i f ( test_dataOut !== dataArray [ k ] )
begin
// d i s p l a y u s e f u l in format ion i f the ou tpu t s don ' t
match
$d i sp l ay ( "Wrong␣output␣ at ␣%0t " , $time ) ;
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$d i sp l ay ( " Expected␣%H, ␣Actual ␣%H" , dataArray [ k ] ,
test_dataOut ) ;
// s top i f we see error




waveCounter = waveCounter + 1 ;
// s top i f we looped through a l l channel va l u e s (∗2 to see some
ex t ra
// l en g t h )
i f ( waveCounter >= CHANNELS∗2)
$ f i n i s h ;
end
// c l o c k genera t ion
always #(CLOCK_PERIOD/2)
c l k = ~ c lk ;
endmodule
I-8
Listing I.3: Next Grant Precalculator Module
// NGPRC module
// Next Grant PReCalculate
//
//
// This module p r e c a l c u l a t e the mask f o r the Grant Process
// The mask i s s h f t e d l e f t to d i c t a t e round rob in manner
// Input : r e que s t , grant




parameter CHANNELS = 8 // t o t a l number o f r e qu e s t o r s
)
(














// inpu t s
request , // r e que s t input
grant , // grant input
// ou tpu t s
nextGrant // next grant output
) ;
input
r e s e t , // system r e s e t
c l k ; // system c l o c k
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input
scan_in0 , // t e s t scan mode data input
scan_in1 , // t e s t scan mode data input
scan_in2 , // t e s t scan mode data input
scan_in3 , // t e s t scan mode data input
scan_in4 , // t e s t scan mode data input
scan_enable , // t e s t scan mode enab l e
test_mode ; // t e s t mode
output
scan_out0 , // t e s t scan mode data output
scan_out1 , // t e s t scan mode data output
scan_out2 , // t e s t scan mode data output
scan_out3 , // t e s t scan mode data output
scan_out4 ; // t e s t scan mode data output
input [ (CHANNELS−1) : 0 ] r eque s t ;
input [ (CHANNELS−1) : 0 ] grant ;
output reg [ (CHANNELS−1) : 0 ] nextGrant ;
reg [ (CHANNELS−1) : 0 ] pr ior i tyMask ;
//−−− I n t e rna l Constants −−−//
loca lparam SIZE = 2 ;
// STATES
reg [ ( SIZE−1) : 0 ] s t a t e ;
localparam RESET = ' b01 ; // 3 ' b001
loca lparam NEXT_GRANT = ' b10 ; // 3 ' b010
//−−− Code S t a r t s −−//
// always b l o c k f o r s t a t e t r a n s i t i o n
always@ ( posedge clk , posedge r e s e t )
begin : p reCa lSta teTrans i t i on
i f ( r e s e t == 1 'b1 )
begin
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s t a t e = RESET;
end
e l s e
// s t a t e t r a n s i t i o n
case ( s t a t e )
// check i f we are out o f r e s e t
RESET :
begin
// t r a n s i t i o n r i g h t away once NOT in r e s e t




//go back to r e s e t i f t h e r e i s r e s e t
s t a t e = s t a t e ;
end
de f au l t :
begin
// s tay in the same s t a t e




// output l o g i c
always @( posedge clk , posedge r e s e t )
begin : preCalOutputLogic
i f ( r e s e t == 1 'b1 )
begin
nextGrant = 0 ;
pr ior i tyMask = 0 ;
end
e l s e
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case ( s t a t e )
// r e s e t s i g n a l s in r e s e t s t a t e
RESET :
begin
nextGrant = 0 ;
pr ior i tyMask = ~0;
end
// s e t next grant and pr ior i t yMask
// Handle wrap around case
NEXT_GRANT :
begin
// c a l c u l a t e pr ior i tyMask
// Rotate l e f t , i n v e r t and add 1
pr ior i tyMask = ~{ grant [CHANNELS−2 : 0 ] , grant [CHANNELS−1]}
+ 1 ;
// i f grant somehow becomes zero , s e t pr ior i tyMask to a l l
1
i f ( pr ior i tyMask == 0)
pr ior i tyMask = ~0;
e l s e
pr ior i tyMask = pr ior i tyMask ;
// c a l c u l a t e nextGrant
nextGrant = reques t & pr ior i tyMask ;
//nextGrant = pr ior i tyMask ;
// i f we see a r e que s t but nextGrant i s zero
// i t means we wrap around
i f ( ( nextGrant == 0) && ( reques t != 0) )
nextGrant = reques t ;
end
// i f s ta temachine never goes out o f wack
// we shou ld NOT reach to t h i s case
de f au l t :
begin
// keep a l l the s i g n a l s the same
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pr ior i tyMask = pr ior i tyMask ;






Listing I.4: Next Grant Precalculator Test Module
module t e s t ;
localparam WIDTH = 32 ;
localparam CHANNELS = 8 ;
// c l o c k per iod
localparam CLOCK_PERIOD = 100 ; //20ns (50Mhz)
wire scan_out0 , scan_out1 , scan_out2 , scan_out3 , scan_out4 ;
reg c lk , r e s e t ;
reg scan_in0 , scan_in1 , scan_in2 , scan_in3 , scan_in4 , scan_enable ,
test_mode ;
// inpu t s
reg [ (CHANNELS−1) : 0 ] t e s t_reques t ;
reg [ (CHANNELS−1) : 0 ] test_grant ;
// f l ow con t r o l
reg [ (CHANNELS−1) : 0 ] expectedNextGrant ;
reg s t i c ky ;
// output
wire [ (CHANNELS−1) : 0 ] test_nextGrant ;
wire [ 4 : 0 ] test_debugPreCal ;
NGPRC top (
. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
. scan_in4 ( scan_in4 ) ,
. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
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. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
// input
. r eque s t ( t e s t_reques t ) ,
. grant ( test_grant ) ,
// output
. nextGrant ( test_nextGrant )
// . debugPreCal ( test_debugPreCal )
) ;
i n i t i a l
begin
$timeformat (−9 ,2 , " ns " , 16) ;
` i f d e f SDFSCAN
$sdf_annotate ( " sd f /ADDC_tsmc18_scan . sd f " , t e s t . top ) ;
` end i f
c l k = 1 'b0 ;
r e s e t = 1 'b1 ;
scan_in0 = 1 'b0 ;
scan_in1 = 1 'b0 ;
scan_in2 = 1 'b0 ;
scan_in3 = 1 'b0 ;
scan_in4 = 1 'b0 ;
scan_enable = 1 'b0 ;
test_mode = 1 'b0 ;
s t i c ky = 0 ;
t e s t_reques t = 0 ;
test_grant = 0 ;
// r e l e a s e r e s e t
@( posedge c l k ) ;
r e s e t = 1 'b0 ;
// t e s t case 1
// r e que s t = 0000_000
// grant = don ' t care
// nextGrant = 0000_0000
@( posedge c l k ) ;
t e s t_reques t = 0 ;
test_grant = 0 ;
I-15
expectedNextGrant = 0 ;
$d i sp l ay ( "−−−−−Test␣ case ␣1−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 2
// r e que s t = 1111_1111
// grant = 0001
// nextGrant = 1111_1110
@( posedge c l k ) ;
t e s t_reques t = 8 'hFF ;
test_grant = 1 ;
expectedNextGrant = 8 ' b1111_1110 ;
$d i sp l ay ( "−−−−−Test␣ case ␣2−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 3
// r e que s t = 1111_1111
// grant = 0010
// nextGrant = 1111_1100
@( posedge c l k ) ;
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t e s t_reques t = 8 'hFF ;
test_grant = 8 ' b0000_0010 ;
expectedNextGrant = 8 ' b1111_1100 ;
$d i sp l ay ( "−−−−−Test␣ case ␣3−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 4
// r e que s t = 1111_1111
// grant = 0000_0100
// nextGrant = 1111_1000
@( posedge c l k ) ;
t e s t_reques t = 8 'hFF ;
test_grant = 8 ' b0000_0100 ;
expectedNextGrant = 8 ' b1111_1000 ;
$d i sp l ay ( "−−−−−Test␣ case ␣4−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 5
// r e que s t = 1111_1111
// grant = 1000_0000
// nextGrant = 1111_1111
@( posedge c l k ) ;
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t e s t_reques t = 8 'hFF ;
test_grant = 8 ' b1000_0000 ;
expectedNextGrant = 8 ' b1111_1111 ;
$d i sp l ay ( "−−−−−Test␣ case ␣5−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 6
// r e que s t = 0000_0000
// grant = don ' t care
// nextGrant = 0000_0000
@( posedge c l k ) ;
t e s t_reques t = 8 'h00 ;
test_grant = 8 'b1 ;
expectedNextGrant = 8 'b0 ;
$d i sp l ay ( "−−−−−Test␣ case ␣6−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 7
// r e que s t = 0000_0010
// grant = 0000_0010
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// nextGrant = 0000_0010
// nextGrant = 1111_1100 ?? maybe?
@( posedge c l k )
t e s t_reques t = 8 ' b0000_0010 ;
test_grant = 8 ' b0000_0010 ;
expectedNextGrant = 8 ' b0000_0010 ;
$d i sp l ay ( "−−−−−Test␣ case ␣7−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
// t e s t case 8
// r e que s t = 0000_0010
// grant = 0
// nextGrant = 0000_0010
@( posedge c l k )
test_grant = 8 ' b0000_0010 ;
test_grant = 8 'b0 ;
expectedNextGrant = 8 ' b0000_0010 ;
$d i sp l ay ( "−−−−−Test␣ case ␣8−−−−−" ) ;
$d i sp l ay ( " Request ␣=␣%b" , t e s t_reques t ) ;
$d i sp l ay ( " grant ␣=␣%b" , test_grant ) ;
@( negedge c l k ) ;
i f ( test_nextGrant != expectedNextGrant )
begin
s t i c ky = 1 ;
$d i sp l ay ( " Expected␣next ␣ grant ␣=␣%b , ␣Actual ␣=␣%b" ,
expectedNextGrant , test_nextGrant ) ;
end
e l s e
$d i sp l ay ( " next ␣ grant ␣=␣%b" , test_nextGrant ) ;
@( posedge c l k )
r e s e t = 1 'b1 ;
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@( posedge c l k )
r e s e t = 1 'b0 ;
@( posedge c l k ) ;
@( posedge c l k ) ;
@( posedge c l k ) ;
i f ( s t i c k y == 1)
$d i sp l ay ( " Test ␣ f a i l e d " ) ;
e l s e
$d i sp l ay ( " Test ␣ passed " ) ;
$ f i n i s h ;
end
// check output in p a r a l l e l on nega t i v e edge
// always @( negedge c l k )
// beg in
// f o r ( k = 0; k < CHANNELS; k = k+1)
// beg in
// make sure input i s v a l i d ( one hot )
// i f ( test_selOneHot == 1 << k )
// check i f DUT output matches expec ted output
// i f ( test_dataOut !== dataArray [ k ] )
// beg in
// d i s p l a y u s e f u l in format ion i f the ou tpu t s don ' t
match
// $d i s p l a y ( "Wrong output at %0t " , $time ) ;
// $d i s p l a y ( " Expected %H, Actual %H" , dataArray [ k ] ,
test_dataOut ) ;
// s top i f we see error





// waveCounter = waveCounter + 1;
// s top i f we looped through a l l channel va l u e s (∗2 to see some
ex t ra
// l en g t h )
// i f ( waveCounter >= CHANNELS∗2)
// $ f i n i s h ;
//end
// c l o c k genera t ion
always #(CLOCK_PERIOD/2)
c l k = ~ c lk ;
endmodule
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parameter CHANNELS = 8 , // t o t a l number o f r e qu e s t o r s
parameter WIDTH = 32 , // the width o f each reques tor ' s
we igh t
parameter WEIGHTLIMIT = 16
)
(















request , // r e que s t input
nextGrant , // nextGrant from NGPRC
weight , // weigh t o f curren t grant
// output
grant // grant output
) ;
input
r e s e t , // system r e s e t
c l k ; // system c l o c k
input
scan_in0 , // t e s t scan mode data input
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scan_in1 , // t e s t scan mode data input
scan_in2 , // t e s t scan mode data input
scan_in3 , // t e s t scan mode data input
scan_in4 , // t e s t scan mode data input
scan_enable , // t e s t scan mode enab l e
test_mode ; // t e s t mode
output
scan_out0 , // t e s t scan mode data output
scan_out1 , // t e s t scan mode data output
scan_out2 , // t e s t scan mode data output
scan_out3 , // t e s t scan mode data output
scan_out4 ; // t e s t scan mode data output
// input
input [ (CHANNELS−1) : 0 ] r eque s t ;
input [ (CHANNELS−1) : 0 ] nextGrant ;
input [ (WIDTH−1) : 0 ] weight ;
// output
output reg [ (CHANNELS−1) : 0 ] grant ;
// i n t e r n a l r e g i s t e r s
reg [ (WIDTH−1) : 0 ] s_counter ;
reg [ (CHANNELS−1) : 0 ] s_request ;
reg [ (WIDTH−1) : 0 ] s_weight ;
// reg update ;
//−−− I n t e rna l Constants −−−//
loca lparam SIZE = 4 ;
// STATES
reg [ ( SIZE−1) : 0 ] s t a t e ;
localparam RESET = ' b0001 ; // ' b00001
loca lparam GRANT_PROCESS = ' b0010 ; // ' b00100
loca lparam COUNT = ' b0100 ; // ' b01000
loca lparam GETWEIGHT = ' b1000 ; // ' b10000
//−−− Code S t a r t s −−//
// r e g i s t e r i / de lay r e que s t
always@ ( posedge clk , posedge r e s e t )
begin : requestDelay
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i f ( r e s e t == 1 'b1 )
s_request = 0 ;
e l s e
s_request = reques t ;
end
// always b l o c k f o r s t a t e t r a n s i t i o n
always@ ( posedge clk , posedge r e s e t )
begin : g ran tS ta t eTrans i t i on
// r e s e t cond i t i on
i f ( r e s e t == 1 'b1 )
begin
s t a t e = 0 ;
end
// out o f r e s e t
e l s e
begin
// s t a t e t r a n s i s i t o n
case ( s t a t e )
// grant proces s t h i s output grant
GRANT_PROCESS :
begin
// i f t h e r e i s r e que s t
// go to COUNT s t a t e to count
i f ( grant != 0)
s t a t e = GETWEIGHT;
// j u s t s t ay here and process next
e l s e




s t a t e = COUNT;
end
// count c l o c k c y c l e accord ing to we igh t
COUNT :
begin
// i f counter i s up
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// move to grant next
i f ( s_counter >= s_weight )
s t a t e = GRANT_PROCESS;
// f a i r n e s s l im i t s e t by user
// d e f a u l t i s 16
e l s e i f ( s_counter >= WEIGHTLIMIT)
s t a t e = GRANT_PROCESS;
// e l s e
// keep count ing
e l s e
s t a t e = s t a t e ;
end
// i f s ta temachine never goes out o f wack
de f au l t :
begin





// output l o g i c
always@ ( posedge clk , posedge r e s e t )
begin : grantStateMachineOutputLogic
i f ( r e s e t == 1 'b1 )
begin
grant = 0 ;
s_counter = 0 ;
s_weight = 0 ;
end
e l s e
case ( s t a t e )
RESET :
begin
// r e s e t e v e r y t h in g in r e s e t s t a t e
grant = 0 ;
I-25






//s_mask = nextGrant & (~ nextGrant + 1) ;
// gran t ing l o g i c
grant = reques t & nextGrant & (~ nextGrant + 1) ;
// i t t a k e s 3 c y c l e to l ook back here
// so s e t the counter f o r when weigh t >= 2








// count up u n t i l we igh t i s reached account f o r c l o c k
c y c l e
s_counter = s_counter + 1 ;
// no change to grant
grant = grant ;
end
// i f s ta temachine never goes out o f wack
de f au l t :
begin
grant = grant ;







Listing I.6: Round Robin Arbiter Module
// RRBTOP module
// Top l e v e l o f Round Robin Arb i t e r
// This module connects MUX, Next Grant Pre ca l cu l a t o r and Grant
s ta temachine
// Input : reques t , we igh t bus
// Output : grant
` i n c lude " i n c lude /RRB_veri f icat ion . h "
module RRBTOP
#(
parameter CHANNELS = `CHANNELS,
parameter WIDTH = `WIDTH,
parameter WEIGHTLIMIT = `WEIGHTLIMIT
)
(
r e s e t ,
c lk ,
// input to RRB
request ,
weight , // weigh t bus each having b i t s i z e o f WIDTH fo r
each channel

















r e s e t , // system r e s e t
c l k ; // system c l o c k
input
scan_in0 , // t e s t scan mode data input
scan_in1 , // t e s t scan mode data input
scan_in2 , // t e s t scan mode data input
scan_in3 , // t e s t scan mode data input
scan_in4 , // t e s t scan mode data input
scan_enable , // t e s t scan mode enab l e
test_mode ; // t e s t mode
output
scan_out0 , // t e s t scan mode data output
scan_out1 , // t e s t scan mode data output
scan_out2 , // t e s t scan mode data output
scan_out3 , // t e s t scan mode data output
scan_out4 ; // t e s t scan mode data output
input [ (CHANNELS−1) : 0 ] r eque s t ;
input [ (CHANNELS∗WIDTH)−1 : 0 ] weight ;
output wire [ (CHANNELS−1) : 0 ] grant ;
wire [ (CHANNELS−1) : 0 ] s_selOneHot ;
wire [ (WIDTH−1) : 0 ] s_weight ;
wire [ (CHANNELS−1) : 0 ] s_nextGrant ;
// COMBINATIONAL SECTION //







. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
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. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
. scan_in4 ( scan_in4 ) ,
. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
// input
. selOneHot ( s_selOneHot ) ,
. dataInBus ( weight ) ,
// output






. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
. scan_in4 ( scan_in4 ) ,
. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
// input
. r eque s t ( r eques t ) ,
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. grant ( s_selOneHot ) ,
// output








. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
. scan_in4 ( scan_in4 ) ,
. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
// input
. r eque s t ( r eques t ) ,
. nextGrant ( s_nextGrant ) ,
. weight ( s_weight ) ,
// output




Listing I.7: Round Robin Arbiter Test Module
module t e s t ;
localparam WIDTH = 32 ;
localparam CHANNELS = 4 ;
localparam WEIGHTLIMIT = 100 ;
// c l o c k per iod
localparam CLOCK_PERIOD = 20 ; // 20ns (500MHZ)
wire scan_out0 , scan_out1 , scan_out2 , scan_out3 , scan_out4 ;
reg c lk , r e s e t ;
reg scan_in0 , scan_in1 , scan_in2 , scan_in3 , scan_in4 , scan_enable ,
test_mode ;
// inpu t s
reg [ (CHANNELS∗WIDTH−1) : 0 ] test_weight ;
reg [ (CHANNELS−1) : 0 ] t e s t_reques t ;
// reg tes t_ack ;
// output
wire [ (CHANNELS−1) : 0 ] test_grant ;
//
reg [ (WIDTH−1) : 0 ] tempData ;
// f l ow con t r o l f l a g s







. r e s e t ( r e s e t ) ,
. c l k ( c l k ) ,
. scan_in0 ( scan_in0 ) ,
. scan_in1 ( scan_in1 ) ,
. scan_in2 ( scan_in2 ) ,
. scan_in3 ( scan_in3 ) ,
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. scan_in4 ( scan_in4 ) ,
. scan_enable ( scan_enable ) ,
. test_mode ( test_mode ) ,
. scan_out0 ( scan_out0 ) ,
. scan_out1 ( scan_out1 ) ,
. scan_out2 ( scan_out2 ) ,
. scan_out3 ( scan_out3 ) ,
. scan_out4 ( scan_out4 ) ,
// input
//
. r eque s t ( t e s t_reques t ) ,
. weight ( test_weight ) ,
// . ack ( tes t_ack ) ,
// output
. grant ( test_grant )
) ;
i n i t i a l
begin
$timeformat (−9 ,2 , " ns " , 16) ;
` i f d e f SDFSCAN
$sdf_annotate ( " sd f /ADDC_tsmc18_scan . sd f " , t e s t . top ) ;
` end i f
c l k = 1 'b0 ;
r e s e t = 1 'b1 ;
scan_in0 = 1 'b0 ;
scan_in1 = 1 'b0 ;
scan_in2 = 1 'b0 ;
scan_in3 = 1 'b0 ;
scan_in4 = 1 'b0 ;
scan_enable = 1 'b0 ;
test_mode = 1 'b0 ;
// tes t_ack = 1 ' b0 ;
t e s t_reques t = 0 ;
// s e t the very f i r s t we igh t to 2 ( channel 0)
tempData = 3 ;
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test_weight = 3 ;
// input we igh t data bus genera t ion
f o r ( j = 1 ; j < CHANNELS; j = j+1)
begin
// manipulate t e s t data f o r each channel ( increment by 2 in
t h i s
// case )
tempData = tempData + 2 ;
// s e t we igh t data bus by s h i f t i n g and b i t w i s e or
test_weight = test_weight | ( tempData << WIDTH∗ j ) ;
end
// p u l l r e s e t h igh
@( posedge c l k ) ;
@( posedge c l k ) ;
r e s e t = 1 'b0 ;
@( posedge c l k ) ;
t e s t_reques t = ' b1001 ;
#100
@( posedge c l k ) ;
// tes t_ack = 1 ' b1 ;
t e s t_reques t = ' b0010 ;
@( posedge c l k ) ;
// tes t_ack = 1 ' b0 ;
#160
@( posedge c l k ) ;
// tes t_ack = 1 ' b1 ;
t e s t_reques t = ' b0001 ;
@( posedge c l k ) ;
// tes t_ack = 1 ' b0 ;
#500
$ f i n i s h ;
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end
// c l o c k genera t ion
always #(CLOCK_PERIOD/2)
c l k = ~ c lk ;
endmodule
Appendix II
Test Bench Source Code
Listing II.1: Requestor Module
// r e que s t o r . sv
// r e que s t o r module
// t h i s module genera t e s
// random reque s t (0 or 1)
// we igh t (0 to 2^32−1)
c l a s s r eque s to r ;
rand b i t r eques t ; // r e que s t
rand b i t [ 3 1 : 0 ] weight ; // weigh t
i n t seed ;
i n t weightLow ;
i n t weightHigh ;
// con s t r a i n t we igh t between the l im i t s
c on s t r a i n t weight_range {
weight i n s i d e { [ weightLow : weightHigh ] } ;
}
// cons t ruc t o r
f unc t i on new( i n t seed = 1 , i n t weightLow = 2 , i n t weightHigh =
100) ;
t h i s . r eque s t = 0 ;
t h i s . weight = weightLow ;
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t h i s . seed = seed ;
t h i s . weightLow = weightLow ;
t h i s . weightHigh = weightHigh ;
// i n i t i a l i z e random seed
t h i s . srandom ( seed ) ;
endfunct ion : new
endc l a s s
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Listing II.2: Generator Module
// genera tor . sv
// genera tor c l a s s
// This c l a s s genera t e s random s t imu lu s
// in t h i s case , i t i n s t a n t i a t e s mu l t i p l e r e qu e s t o r s
` i n c lude " i n c lude /RRB_veri f icat ion . h "
c l a s s generator ;
r eque s to r req ;
// cons t ruc t o r method
f unc t i on new( r eque s to r req ) ;
t h i s . req = req ;
endfunct ion : new
// genera te random re qu e s t s
extern func t i on void generate_requestor ;
// ge t r e que s t
extern func t i on b i t get_request ;
// ge t we igh t
extern func t i on b i t [`WIDTH−1 : 0 ] get_weight ;
endc l a s s : generato r
//−−−−−−−−−−Externa l Methods−−−−−−−−−//
// genera te func t i on
// no arg input
// randomize the r e que s t o r
f unc t i on void genera to r : : generate_requestor ;
begin : randomize_requestor
// genera te random reque s t / we igh t in r e que s t o r
a s s e r t ( req . randomize ( ) ) ;
i f ( D`EBUG_GENERATOR)
$d i sp l ay ( " generated ␣ r eque s to r ␣ : ␣%p\n" , req ) ;
end : randomize_requestor
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endfunct ion : generate_requestor
// ge t method f o r reques tor ' s r e que s t
f unc t i on b i t genera tor : : get_request ;
begin
re turn req . r eques t ;
end
endfunct ion : get_request
// ge t method f o r reques tor ' s we igh t
f unc t i on b i t [`WIDTH−1 : 0 ] genera tor : : get_weight ;
begin
re turn req . weight ;
end
endfunct ion : get_weight
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Listing II.3: Agent Module
// agent . sv
// agent c l a s s
// agent i n s t a n t i a t e s genera tor module
// us ing t ha t genera tor to genera te random re qu e s t s
` i n c lude " i n c lude /RRB_veri f icat ion . h "
c l a s s agent ;
generato r gen ;
b i t [`CHANNELS−1 : 0 ] r eque s t s ;
b i t [ (`CHANNELS∗`WIDTH)−1 : 0 ] weights ;
b i t [`CHANNELS−1 : 0 ] golden_grants ;
i n t golden_grant_weights [`CHANNELS] = '{ d e f au l t : 0 } ;
i n t temp_weights [`CHANNELS] = '{ d e f au l t : 0 } ;
// cons t ruc t o r method
f unc t i on new( genera to r gen ) ;
t h i s . gen = gen ;
t h i s . r eque s t s = 0 ;
t h i s . we ights = 0 ;
t h i s . golden_grants = 0 ;
t h i s . golden_grant_weights = '{ d e f au l t : 0 } ;
t h i s . temp_weights = '{ d e f au l t : 0 } ;
endfunct ion : new
// genera te new r e qu e s t s
extern func t i on void generate_reques t s ;
endc l a s s : agent
//−−−−−−−−−−Externa l Methods−−−−−−−−−−//
// genera te_reques t s f unc t i on
// no arg input
// genera te n number o f r e qu e s t o r s
f unc t i on void agent : : generate_request s ;
begin : generateNewRequests
// only g e t go lden vec to r i f r e qu e s t s are not zero
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// by g e t t i n g go lden vec to r at the s t a r t o f t h i s rou t ine
// we are e s s e n t i a l l y d e l a y ing the update by one t e s t v e c t o r
s e t
// t h i s a l l ow s go lden v e c t o r s to be in sync wi th checker /
monitor/DUT
i f ( r e que s t s != 0)
begin
// go lden t e s t data to check DUT
golden_grants = reque s t s ;
golden_grant_weights = temp_weights ;
$d i sp l ay ( " r eques t ␣ at ␣update␣%b" , r eque s t s ) ;
$d i sp l ay ( " weight ␣ at ␣update␣%h" , weights ) ;
$d i sp l ay ( " golden ␣update␣ at ␣%g " , $time ) ;
end
// r e s e t we i gh t s
weights = 0 ;
// loop through to genera te n random re qu e s t s
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
gen . generate_requestor ( ) ;
// random reque s t data
r eque s t s [ i ] = gen . get_request ( ) ;
weights = weights | gen . get_weight ( ) << ( i ∗ `WIDTH) ;
temp_weights [ i ] = gen . get_weight ( ) ;




// $d i s p l a y ( " i = %d " , i ) ;
// $d i s p l a y ( " r e que s t = %d " , gen . ge t_reques t ( ) ) ;







$d i sp l ay ( " r eque s t s ␣=␣%b" , r eque s t s ) ;
$d i sp l ay ( " weights ␣=␣%h" , weights ) ;
$d i sp l ay ( " golden ␣ grants ␣=␣%b" , golden_grants ) ;
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
$d i sp l ay ( " golden ␣ grant ␣weights ␣%d␣=␣%h" , i ,




endfunct ion : generate_reques t s
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Listing II.4: Driver Module
// d r i v e r . sv
// d r i v e r c l a s s
` i n c lude " i n c lude /RRB_veri f icat ion . h "
c l a s s d r i v e r ;
// handle f o r i n t e r f a c e
v i r t u a l in t f_r rb i n t f ;





// cons t ruc t o r method
f unc t i on new( v i r t u a l in t f_r rb i n t f , agent agt , event e_drv_done ) ;
t h i s . i n t f = i n t f ;
t h i s . agt = agt ;
t h i s . e_drv_done = e_drv_done ;
endfunct ion : new
// r e s e t method
extern task r e s e t ( ) ;
// d r i v e new data
extern task drive_new_data ( ) ;
// event l o g i c
extern task event_log i c ( ) ;
endc l a s s : d r i v e r
//−−−−−−−−−−Externa l Methods−−−−−−−−−−//
// d r i v e new data
task d r i v e r : : drive_new_data ( ) ;
// we need to know how long to wai t to know when dr i v e new data
// so wai t f o r we igh t c y c l e s b e f o r e sending new data
b i t [ (`CHANNELS∗`WIDTH)−1 : 0 ] waitCycles , temp ;
waitCyc les = 0 ;
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temp = 0 ;
// ge t the sum of a l l the we i gh t s
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
temp = agt . weights >> ( i ∗`WIDTH) ;






$d i sp l ay ( " agt ␣%p\n" , agt ) ;
$d i sp l ay ( " waitCyc les ␣%d\n" , waitCyc les ) ;
end
// send r e que s t to DUT synchronous ly
// only need to wai t i f wai tCyc le i s not zero
i f ( wai tCyc les > 0)
begin
// wai t f o r wa i tCyc l e s i f o r DUT to perform a r b i t e r a t i o n
f o r ( i n t i = 0 ; i < ( waitCyc les ) ; i++)
begin
@( posedge i n t f .DRIVER. c l k ) ;
i n t f .DRIVER. reques t = agt . r eque s t s ;
i n t f .DRIVER. weight = agt . weights ;
end
// a f t e r wai t c y c l e i s done , t e l l event l o g i c to s t a r t counter
−> e_start ;
// $d i s p l a y ( " s t a r t a t %g " , $time ) ;
end
endtask : drive_new_data
// Event l o g i c
// to wai t 2 c y c l e s a f t e r d r i v e r i s done d r i v i n g
// to sync up wi th end o f DUT output
task d r i v e r : : event_log i c ( ) ;
f o r e v e r
begin
//@( posedge i n t f .DRIVER. c l k ) ;
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@( e_start ) ;
// $d i s p l a y ( " caught at %g " , $time ) ;
// repea t (2)
//@( posedge i n t f .DRIVER. c l k ) ;
−> e_drv_done ;
// $d i s p l a y ( " d r i v e r done i s sued " ) ;
end
endtask : event_log i c
// Reset Method
task d r i v e r : : r e s e t ( ) ;
// i n i t i a l i z e e v e r y t h in g
i n t f .DRIVER. r e s e t = 1 'b0 ;
i n t f .DRIVER. reques t = 0 ;
i n t f .DRIVER. weight = 0 ;
// r e s e t on nega t i v e edge
@( negedge i n t f .DRIVER. c l k ) ;
i n t f .DRIVER. r e s e t = 1 'b1 ;
// wai t f o r a few c y c l e s
@( negedge i n t f .DRIVER. c l k ) ;
@( negedge i n t f .DRIVER. c l k ) ;
i n t f .DRIVER. r e s e t = 1 'b0 ;
// wai t f o r a few c y c l e s
@( negedge i n t f .DRIVER. c l k ) ;
@( negedge i n t f .DRIVER. c l k ) ;
endtask : r e s e t
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Listing II.5: Monitor Module
// monitor . sv
// monitor c l a s s
// Monitor cap tures DU output
` i n c lude " i n c lude /RRB_veri f icat ion . h "
c l a s s monitor ;
// handle f o r i n t e r f a c e
v i r t u a l in t f_r rb i n t f ;
// DUT output v e c t o r s
b i t [`CHANNELS−1 : 0 ] dut_grants ;
i n t dut_weight_array [`CHANNELS] = '{ d e f au l t : 0 } ;
// data to be sen t to checker
b i t [`CHANNELS−1 : 0 ] mon_grants ;
i n t mon_weight_array [`CHANNELS] = '{ d e f au l t : 0 } ;
// event hand les
event e_drv_done ;
event e_mon_done ;
// b i t to i n d i c a t e data needs to be c l e a r ed
b i t c learData ;
// cons t ruc t o r method
f unc t i on new( v i r t u a l in t f_r rb i n t f , event e_drv_done , event
e_mon_done) ;
t h i s . i n t f = i n t f ;
t h i s . dut_grants = 0 ;
t h i s . dut_weight_array = '{ d e f au l t : 0 } ;
t h i s . mon_grants = 0 ;
t h i s . dut_weight_array = '{ d e f au l t : 0 } ;
t h i s . e_drv_done = e_drv_done ;
t h i s . e_mon_done = e_mon_done ;
t h i s . c l earData = 0 ;
endfunct ion : new
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// monitor the output
extern task run ;
// event l o g i c
extern task event_log i c ;
endc l a s s : monitor
//−−−−−−−−−−Externa l Methods−−−−−−−−−−//
// run method
task monitor : : run ;
// wai t time f o r d r i v e r
f o r e v e r
begin
// capture data on p o s i t i v e edge o f c l o c k
@( posedge i n t f .MONITOR. c l k ) ;
i f ( i n t f .MONITOR. grant != 0)
begin
// i f we need to c l e a r counters , do i t f i r s t b e f o r e
cou t ing again
i f ( c l earData )
begin
dut_grants = 0 ;
dut_weight_array = '{ d e f au l t : 0 } ;
c l earData = 0 ;
end
dut_grants [ $c log2 ( i n t f .MONITOR. grant ) ] = 1 ;
dut_weight_array [ $c log2 ( i n t f .MONITOR. grant ) ] =





// event l o g i c
// when d r i v e r i s done dr i v ing , i t means one t e s t v e c t o r i s done
// we need to r e g i s t e r data f o r monitor to be read
// at the same time s e t c l e a r b i t to c l e a r out counters
task monitor : : event_log i c ;
f o r e v e r
begin
//@( posedge i n t f .MONITOR. c l k ) ;
// wai t ( e_drv_done . t r i g g e r e d ) ;
@(e_drv_done ) ;
$d i sp l ay ( " e v en t t r i g g e r ed ␣ at ␣%g " , $time ) ;
r epeat (2 )
@( posedge i n t f .MONITOR. c l k ) ;
// d r i v e r /DUT f i n i s h e d one s e t o f t e s t v e c t o r s
// r e g i s t e r /copy output f o r monitor
mon_grants = dut_grants ;
mon_weight_array = dut_weight_array ;
// i n d i c a t e monitor i s ready f o r checker
−> e_mon_done ;
// i f we f i n i s h e d one s e t o f t e s t v e c t o r s
// we need to c l e a r counters
c learData = 1 ;
i f (`DEBUG_MONITOR)
begin
$d i sp l ay ( "−−−" ) ;
$d i sp l ay ( " dut␣ grant ␣=␣%b␣at ␣%g " , dut_grants , $time ) ;
$d i sp l ay ( "mon␣ grant ␣=␣%b␣at ␣%g " , mon_grants , $time ) ;
// $d i s p l a y ( " we igh t = %h " , dut_weight_array [ $c log2 ( i n t f .
MONITOR. grant ) ] ) ;
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
$d i sp l ay ( " dut␣weight ␣%d␣=␣%h" , i , dut_weight_array [ i ] )
;






endtask : event_log i c
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Listing II.6: Checker Module
// check . sv
// check c l a s s
// ge t output o f DUT and agent data
// and compare and recored in scoreboard
` i n c lude " i n c lude /RRB_veri f icat ion . h "
c l a s s check ;




// event hand les
event e_mon_done ;
event e_drv_done ;
// go lden t e s t v e c t o r s
b i t [`CHANNELS−1 : 0 ] chk_golden_grants ;
i n t chk_golden_grant_weights [`CHANNELS] = '{ d e f au l t : 0 } ;
// cons t ruc t o r method
f unc t i on new( scoreboard sb , agent agt , monitor mon , event
e_mon_done , event e_drv_done ) ;
t h i s . sb = sb ;
t h i s . agt = agt ;
t h i s .mon = mon ;
t h i s . e_mon_done = e_mon_done ;
t h i s . e_drv_done = e_drv_done ;
t h i s . chk_golden_grants = 0 ;
t h i s . chk_golden_grant_weights = '{ d e f au l t : 0 } ;
endfunct ion : new
// ta s k to check the output o f DUT
extern task check_output ;
// t e s t to update the go lden data
// i t i s a lways running but in sync wi th end o f d r i v e r done event
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extern task update_golden_data ;
endc l a s s : check
//−−−−−−−−−−Externa l Methods−−−−−−−−−−//
// check the output o f DUT and Agent go lden data
task check : : check_output ( ) ;





$d i sp l ay ( " l o c a l ␣ golden ␣ grant ␣=␣%b" , chk_golden_grants ) ;
$d i sp l ay ( "mon␣DUT␣grant ␣=␣%b␣at ␣%g " , mon . mon_grants , $time
) ;
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
$d i sp l ay ( "mon␣DUT␣weight ␣%d␣=␣%h" , i , mon .
mon_weight_array [ i ] ) ;
$d i sp l ay ( " l o c a l ␣ golden ␣weight ␣%d␣=␣%h" , i ,
chk_golden_grant_weights [ i ] ) ;
end
end
// loop through a l l the channe l s and check the output
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
// i f the r e que s t i s 1 , check the we igh t
i f ( chk_golden_grants [ i ] == 1)
begin
// $d i s p l a y ( " go lden index po s i t i o n = %h " , i ) ;
// $d i s p l a y ( " dut b i t output = %h " , mon. mon_grants [ i ] ) ;
// check DUT and go lden and record
i f ( (mon . mon_grants [ i ] == 1) & chk_golden_grant_weights
[ i ] == mon . mon_weight_array [ i ] )
begin
sb . record ( i ) ;
end
e l s e
begin
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// i f the t e s t f a i l s , d i s p l a y some h e l p f u l
in format ion
$d i sp l ay ( " f a i l u r e ␣ at ␣%g , ␣ index ␣%h , ␣ expected ␣weight
␣=␣%h , ␣ ac tua l ␣weight ␣=␣%h" , $time , i ,
chk_golden_grant_weights [ i ] , mon .
mon_weight_array [ i ] ) ;




sb . d i sp l ay ( ) ;
// $d i s p l a y ( " cov %e " , $get_coverage ( ) ) ;
end
endtask : check_output
// update go lden t e s t v e c t o r s when d r i v e r i s done d r i v i n g
// i t i s a lways runnig − f o r e v e r
task check : : update_golden_data ( ) ;
f o r e v e r
begin
@( e_drv_done )
chk_golden_grants = agt . golden_grants ;
chk_golden_grant_weights = agt . golden_grant_weights ;
// $d i s p l a y ( " l o c a l go lden grant = %b " , chk_golden_grants ) ;
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
// $d i s p l a y ( " l o c a l go lden weigh t %d = %h " , i ,





Listing II.7: Scoreboard Module
// scoreboard . sv
// scoreboard c l a s s
// records the number o f h i t s
c l a s s scoreboard ;
i n t score_array [`CHANNELS ] ;
// d e f a u l t c on s t ruc t i on
f unc t i on new ( ) ;
t h i s . score_array = '{ d e f au l t : 0 } ;
endfunct ion : new
// record score
extern func t i on void record ( i n t reqIndex ) ;
// d i s p l a y score
extern func t i on void d i sp l ay ;
endc l a s s : scoreboard
//−−−−−−−−−−Externa l Methods−−−−−−−−−−//
// record func t i on
// update the r e que s t o r channel count
f unc t i on void scoreboard : : r ecord ( i n t reqIndex ) ;
// increment
score_array [ reqIndex ] = score_array [ reqIndex ] + 1 ;
endfunct ion : r ecord
// d i s p l a y current score
f unc t i on void scoreboard : : d i sp l ay ( ) ;
f o r ( i n t i = 0 ; i < `CHANNELS; i++)
begin
$d i sp l ay ( "CHANNEL␣%d␣ sco r e ␣=␣%d" , i , score_array [ i ] ) ;
end
endfunct ion : d i sp l ay
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Listing II.8: Assertion Module
// a s s e r t i on . sv
// This module d e f i n e s the a s s e r t i on p r o p e r t i e s
module a s s e r t i o n ( i n t f_r c c i n t f ) ;
// r e s e t sequence
sequence reset_seq ;
( i n t f . r e s e t == 1) ##1 ( i n t f . grant == 0) ;
endsequence
// r e s e t cond i t i on
property reset_property ;
@( posedge i n t f . c l k )




Listing II.9: Interface Module
// i n t e r f a c e . sv
// i n t e r f a c e module
// t h i s c l a s s d e c l a r e s and d e f i n e s i n t e r f a c e between var ious b l o c k s
i n t e r f a c e in t f_r rb ( input b i t c l k ) ;
b i t r e s e t ; // system r e s e t
b i t test_mode = 0 ; // DFT test_mode
b i t [`CHANNELS−1 : 0 ] r eque s t ; // r e que s t input to RRB
l o g i c [`CHANNELS∗`WIDTH − 1 : 0 ] weight ; // weigh t input to RRB
b i t [`CHANNELS−1 : 0 ] grant ; // grant output from RRB
// modport f o r RRB module
modport RRB ( input r e s e t , c lk , request , weight ,
output grant ) ;
// modport f o r d r i v e r c l a s s
modport DRIVER ( input c lk ,
output r e s e t , request , weight ) ;
// modport f o r monitor c l a s s
modport MONITOR ( input c lk , grant ) ;
// r e s e t cond i t i on a s s e r t
property r e s e t_s ta t e ;
@( posedge c l k ) r e s e t |−> grant==0;
endproperty
r e s e tA s s e r t : a s s e r t property ( r e s e t_s ta t e ) ;
e nd i n t e r f a c e
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Listing II.10: Environment Module
// environment . sv
// environment c l a s s
// Def ines a l l modules to c r ea t e a t e s t environment
c l a s s environment ;
// s i n g l e r e que s t o r
r eque s to r req ;
// c l a s s i n s t ance s
v i r t u a l in t f_r rb i n t f ;
generato r gen ;
agent agt ;




// even t s
event e_drv_done ;
event e_mon_done ;
// d e f a u l t cons t ruc t o r
f unc t i on new( v i r t u a l in t f_r rb i n t f ) ;
t h i s . i n t f = i n t f ;
t h i s . req = new(`SEED, `WEIGHTLOW, `WEIGHTHIGH) ;
// i n t i a l i z e t r an sa c t o r s
gen = new( req ) ;
agt = new( gen ) ;
drv = new( i n t f , agt , e_drv_done ) ;
mon = new( i n t f , e_drv_done , e_mon_done) ;
scb = new ( ) ;
chk = new( scb , agt , mon , e_mon_done , e_drv_done ) ;
endfunct ion : new
endc l a s s : environment
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Listing II.11: TopLevel Module
// topLeve l . sv
// top l e v e l SV t e s t module f o r RRB
module topLeve l ( ) ;
// tes tModu les tes tModu les ( ) ;
reg c l k = 0 ;
// c l o c k genera tor
i n i t i a l
f o r e v e r #(` CLOCK_PERIOD/2) c l k = ~ c lk ;
// i n t e r f a c e in s tance








. r e s e t ( i n t f .RRB. r e s e t ) ,
. c l k ( i n t f .RRB. c l k ) ,
. r eque s t ( i n t f .RRB. reque s t ) ,
. weight ( i n t f .RRB. weight ) ,
. grant ( i n t f .RRB. grant )
) ;
// t e s t case
t e s t c a s e t e s t ( i n t f ) ;
endmodule
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Listing II.12: TestCase Module
// t e s t . sv
// t e s t case f o r RoundRobin Arb i t e r
` i n c lude " i n c lude /RRB_veri f icat ion . h "
program t e s t c a s e ( in t f_r rb i n t f ) ;
genvar i ;
// coverage i n f o
covergroup din_cov@( posedge i n t f .RRB. c l k ) ;
request_coverage : cove rpo int i n t f .RRB. r eque s t ;
weight_coverage : coverpo int ignoreFunct ion ( i n t f .RRB. weight ) {
b ins bin_1 = {1 'b1 } ;
}
// opt ion . per_instance=1;
endgroup
//Function to ignore we i gh t s l e s s than 3
i n t e g e r n ;
f unc t i on b i t ignoreFunct ion ( l o g i c [`CHANNELS∗`WIDTH − 1 : 0 ]
weight ) ;
// $d i s p l a y ( " we igh t = %h " , we igh t ) ;
f o r (n = 0 ; n < `CHANNELS; n++)
begin
// $d i s p l a y ( "N = %d " ,n) ;
// $d i s p l a y ( "w coverage t e s t : %h " , ( weight>> (n∗`WIDTH) &
`WEIGHTMASK) ) ;
i f ( ( ( weight>>(n∗`WIDTH) ) & `WEIGHTMASK) <= 2)
begin
// re turn 0 ;
// $d i s p l a y ( " r e tu rn ing f a l s e " ) ;
end
end
// $d i s p l a y ( " r e tu rn ing t rue " ) ;
re turn 1 ;
endfunct ion
covergroup dout_cov@( posedge i n t f .RRB. c l k ) ;
grant_coverage : cove rpo int i n t f .RRB. grant {
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bins ch0 = {0} ;
b ins ch1 = {1<<1};
b ins ch2 = {1<<2};
b ins ch3 = {1<<3};
b ins ch4 = {1<<4};
b ins ch5 = {1<<5};
b ins ch6 = {1<<6};
b ins ch7 = {1<<7};
}
opt ion . per_instance=1;
endgroup
// coverage handle
din_cov din_covergroup = new ( ) ;
dout_cov dout_covergroup = new ( ) ;
// env o b j e c t ( i n t e r f a c e )
environment env = new( i n t f ) ;
i n i t i a l
begin
$timeformat (−9 ,2 , " ns " ,16) ;
$set_coverage_db_name ( " testCov " ) ;
// s t a r t converage c o l l e c t i o n
din_covergroup . s t a r t ( ) ;
dout_covergroup . s t a r t ( ) ;
// r e s e t dut
env . drv . r e s e t ( ) ;
// Test s t a r t e d
$d i sp l ay ( "−−−−−Test␣ s tar ted−−−−−" ) ;
// genera te new t e s t v e c t o r s
env . agt . generate_reques t s ( ) ;
$d i sp l ay ( "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
// run monitor , mon/drv event sync l o g i c
f o rk
env .mon . run ( ) ;
env . drv . event_log i c ( ) ;
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env .mon . event_log i c ( ) ;
env . chk . update_golden_data ( ) ;
env . chk . check_output ( ) ;
join_none
fo rk
// env . chk . check_output ( ) ;
join_none
@( posedge i n t f .DRIVER. c l k ) ;
// d r i v e the t e s t vec tor , wai t f o r sum( re que s t ∗weigh t ) , and
genera te again
f o r ( i n t i = 0 ; i < `NUM_ITERATIONS; i++)
begin
$d i sp l ay ( " i t e r a t i o n ␣=␣%d" , i ) ;
f o rk
// send the t e s t v e c t o r s to DUT
env . drv . drive_new_data ( ) ;
j o i n
// genera te new t e s t v e c t o r s ( r e qu e s t s )
env . agt . generate_reques t s ( ) ;
$d i sp l ay ( "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
// $d i s p l a y ("%g j o i n " , $time ) ;
end
@( posedge i n t f .DRIVER. c l k ) ;
@( posedge i n t f .DRIVER. c l k ) ;
@( posedge i n t f .DRIVER. c l k ) ;
@( posedge i n t f .DRIVER. c l k ) ;
@( posedge i n t f .DRIVER. c l k ) ;
@( posedge i n t f .DRIVER. c l k ) ;
end
f i n a l
begin
// d i s p l a y scoreboard r e s u l t s
env . scb . d i sp l ay ( ) ;
// d i s p l a y coverage r e s u l t s
$d i sp l ay ( " Input ␣ reque s t ␣ coverage ␣=␣%e " , din_covergroup .
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request_coverage . get_coverage ( ) ) ;
$d i sp l ay ( " Input ␣weight ␣ coverage ␣=␣%e " , din_covergroup .
weight_coverage . get_coverage ( ) ) ;
$d i sp l ay ( "Output␣ grant ␣ coverage ␣=␣%e " , dout_covergroup .
grant_coverage . get_coverage ( ) ) ;
end
endprogram : t e s t c a s e
